 | ||||||
 |
 |
 |
 |
 |
 |
 |
 | ||||||
 |
 | |||||
|
|
|
|
| THURSDAY, June 10, 2004, 4:30 PM - 6:00 PM | Room: 6B | ||
|
TOPIC AREA: NANOMETER ANALYSIS AND SIMULATION | ||
| SESSION 52 | |||
| Noise-Tolerant Design and Analysis Techniques | |||
| Chair: David Blaauw - Univ. of Michigan, Ann Arbor, MI | |||
| Organizers: Anirudh Devgan, Dennis Sylvester | |||
| This session deals with various sources of noise, both traditional and non-traditional, and describes both analysis and design techniques to address them. The first paper proposes macromodels to capture the response of CMOS logic gates to input noise waveforms while the second work looks at multiple sources of noise in a circuit, including soft errors, to find noise-sensitive nodes. The third paper proposes a unique keeper structure in dynamic logic to boost noise immunity. The last work studies different approaches to global interconnect pipelining under process fluctuations, which can be viewed as another source of noise. | |||
 52.1 |
Noise Characterization of Static CMOS Gates |
||
| Speaker(s): | Rouwaida N. Kanj - Univ. of Illinois, Urbana, IL | ||
| Author(s): | Rouwaida N. Kanj - Univ. of Illinois, Urbana, IL Timothy Lehner - IBM Corp., Hopewell Junction, NY Bhavna Agrawal - IBM Corp., Hopewell Junction, NY Elyse Rosenbaum - Univ. of Illinois, Urbana, IL | ||
| 52.2 | A Scalable Soft Spot Analysis Methodology for Compound Noise Effects in Nano-Meter Circuits | ||
| Speaker(s): | Chong Zhao - Univ. of California at San Diego, La Jolla, CA | ||
| Author(s): | Chong Zhao - Univ. of California at San Diego, La Jolla, CA Xiaoliang Bai - Univ. of California at San Diego, La Jolla, CA Sujit Dey - Univ. of California at San Diego, La Jolla, CA | ||
| 52.3s | A Novel Technique to Improve Noise Immunity of CMOS Dynamic Logic Circuits | ||
| Speaker(s): | Pinaki Mazumder - Univ. of Michigan, Ann Arbor, MI | ||
| Author(s): | Li Ding - Univ. of Michigan, Ann Arbor, MI Pinaki Mazumder - Univ. of Michigan, Ann Arbor, MI | ||
| 52.4s | Statistical Timing Analysis in Sequential Circuit for On-Chip Global Interconnect Pipelining | ||
| Speaker(s): | Lizheng Zhang - Univ. of Wisconsin, Madison, WI | ||
| Author(s): | Lizheng Zhang - Univ. of Wisconsin, Madison, WI Yuhen Hu - Univ. of Wisconsin, Madison, WI Charlie Chung-Ping Chen - National Taiwan Univ., Taipei, Taiwan | ||
 | |||